

81

Year	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	

cuit for reduc
etal-oxide semi
it positioned on
or wafer compr
a dielectric
ively, with
e wire compris
a second contact
y connecting wi
OS transistor,
y connecting wit
a positioned in
onductive wire
in the gate ox
via the conduc

15

20

20

25

30

cuitt
Olysa

4 §. The bypass circuit of claim 1 wherein the doped region is an n-well.

5 5 §. The bypass circuit of claim 1 wherein ions in the gate oxide are transmitted to the doped region via the conductive wire to neutralize the ions in the doped region so as to reduce plasma damage to the gate oxide.

10 7. A method for reducing plasma damage to a gate oxide of a metal-oxide semiconductor (MOS) wafer, the MOS transistor positioned on a substrate of a semiconductor wafer, the method comprising:

forming a dielectric layer covering the MOS
15 transistor on the substrate;

etching the dielectric layer to form a first contact hole through to a surface of the MOS transistor, and to form a second contact hole through to a doped region in the substrate;

20 forming a bypass circuit on the dielectric layer and in the first and second contact hole, and a fusion area electrically connecting with the bypass circuit to electrically connect the MOS transistor and the doped region; and

25 disconnecting the fusion area after formation of the MOS transistor;

wherein ions in the gate oxide are transmitted to the doped region via the conductive wire so as to reduce plasma damage to the gate oxide.

30

8. The method of claim 7 wherein the bypass circuit is made of a metal layer.

9. The method of claim 7 wherein the bypass circuit is a portion of a metal interconnect layer.

5 10. The method of claim 7 wherein the fusion area
is made of polysilicon.

11. The method of claim 7 wherein the doped region is an n-well.

10

12. The method of claim 7 wherein a thermal way is performed on the fusion area so as to cutoff the fusion area.

15 13. The method of claim 7 wherein a laser beam is used to irradiate the fusion area so as to cutoff the fusion area.

14. The method of claim 7 wherein ions in the gate
oxide are transmitted to the doped region via the
conductive wire to neutralize the ions in the doped
region so as to reduce plasma damage to the gate oxide.